High Throughput Power-Aware FIR Filter Design Based on Fine-Grain Pipelining Multipliers and Adders
نویسندگان
چکیده
In regular FIR structure, by pipelining the multipliers one can improve the throughput. But as the growth of operand word length, the delay in addition process becomes another important constraint. In this paper, a novel fine-grain pipelining scheme for high throughput FIR is proposed. By pipelining multipliers and adders, very high throughput can be achieved. 2-Dimensional pipeline gating technique is used to make the designed FIR power aware to the precision of the operands. The average power dissipation and latency are both significantly reduced with changing of input precisions.
منابع مشابه
Low Power Digital FIR Filter Design Using Optimized Adder and Multiplier
This paper proposes a design of low power and low delay digital finite-impulse response (FIR) filter. Nowadays, there are many portable applications requiring low power and high throughput than ever before. Thus, low power system design has become a significant performance goal. The Finite Impulse Response (FIR) Filter is the important component for designing an efficient digital signal process...
متن کاملImplementation of High Performance Fir Filter Using Low Power Multiplier and Adder
The ever increasing growth in laptop and portable systems in cellular networks has intensified the research efforts in low power microelectronics. Now a day, there are many portable applications requiring low power and high throughput than ever before. Thus, low power system design has become a significant performance goal. So this paper is face with more constraints: high speed, high throughpu...
متن کاملArea- Power Efficient Parallel Fir Digital Filter Structures for Symmetric Convolutions Based on Fast Fir Algorithm D.aravindaraj
Based on a fast finite-impulse response (FIR) algorithms (FFAs), this paper proposes new parallel FIR filter structures, which are beneficial to symmetric coefficients in terms of the hardware cost, under the condition that the number of taps is a multiple of 2 or 3. In this work we present the radixfeed forward FFT architectures. The paper shows that radixcan be used for any number of parallel...
متن کاملDesign and implementation of an Asynchronous Controller for FPGA Based Asynchronous Systems
In a clause of combinational circuits, the throughput can be increased, without (wave) pipelining, by introducing data dependent delay feature thus avoiding the worst case delay. That is, in circuits like multipliers and adders which are the basic building blocks of any DSP system; the processing delay can be varied according to the magnitude of the input data. This makes the circuit asynchrono...
متن کاملHigh Speed and Low Power Implementation of FIR Filter Design using DADDA & WALLACE Tree Multiplier
The most area consuming arithmetic operations in high-performance circuit’s Finite Impulse Response (FIR) multiplication is one. We are using different types of multipliers to reducing the cost of effective parameters in FIR filter design. We use only truncated multipliers in design, by using these multipliers we consume some more area and power, and ineffective results in transposed form. The ...
متن کامل